summaryrefslogtreecommitdiff
path: root/spec/target/sparc/gr712rc/dev-board.yml
blob: 7c41038140953ecfbb258c59a24a97225443382d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
brief: |
  The GR712RC development board has been designed to support the development
  and fast prototyping of systems based on the GR712RC dual-core 32-bit fault
  tolerant LEON3FT SPARC V8 processor.
copyrights:
- Copyright (C) 2023 Frontgrade Gaisler AB
description: |
  The GR712RC development board comprises a custom designed PCB in a Double
  Eurocard format (233.5 mm x 160 mm) making the board suitable for stand-alone
  bench top development, or suitable for mounting in a housing. The principle
  interfaces and functions are accessible on the front and back edges of the
  the board.

  The GR712RC device incorporates an internal programmable switch matrix which
  means that the same input/output pin can be used for multiple functions. This
  board therefore has a large number of configuration features in order to be
  able to exercise and configure the functions of the device.

  Features:

  * GR712RC dual-core 32-bit fault tolerant LEON3-FT SPARC V8 processor

  * On-board memory:

    * SDRAM SODIMM (supports up 512 Mbyte devices. Delivered with 256 Mbyte
      module -  128 Mbyte 32-bit wide data & 64 Mbyte BCH 8-bit wide or
      Reed-Solomon 16-bit wide checksum)

    * SRAM (1 bank x 2 Mword x 40 bit, optional second bank not fitted as
      standard)

    * FLASH PROM (8 Mword x 8 bit)

    * Additional memory via memory expansion connector

  * Power, reset, clock and auxiliary circuits

  * Interfaces at front edge of board:

    * Two serial UART interfaces (RS232) with DSUB9 connectors

    * Ethernet 10/100 Mbps RMII interface with RJ45 connector

    * Two CAN bus interfaces (ISO 11898) with DSUB9 connectors

    * Two SpaceWire interfaces with MDM9 connectors

    * Four optional SpaceWire interfaces with MDM9 connectors

    * JTAG debug interface

  * Interfaces at back edge of board:

    * +5 V power connector

    * 26 input and 38 input/output general purpose pins

    * 20 RS422 transmit pairs

    * 20 RS422 receiver pairs

  * Interfaces on-board:

    * Dual MIL-STD-1553B communication interfaces on DSUB9 connector

    * I2C master interface on pin headers

    * SPI master interface on pin headers

    * Headers and jumpers

    * Reset push button and LED indicators
enabled-by:
  and:
  - sparc/gr712rc
  - target/evaluation-board
links:
- role: requirement-refinement
  uid: ../gr712rc
name: GR712RC Dual-Core LEON3-FT Development Board
non-functional-type: design-target
rationale: null
references: []
requirement-type: non-functional
text: |
  The ${.:/name} shall be a ${/glossary/target:/term}.
type: requirement