summaryrefslogtreecommitdiff
path: root/bsps/riscv (follow)
AgeCommit message (Expand)Author
2023-07-14bsps: Use new APBUART register block APISebastian Huber
2023-07-14bsps/grlib: Add generated headersSebastian Huber
2023-06-16bsps: Remove uses of BSP-specific interrupt APISebastian Huber
2023-05-20Update company nameSebastian Huber
2023-03-28bsps/riscv: add riscv/kendrytek210 BSP variant source changesAlan Cudmore
2023-03-28bsps/riscv: add device tree source and device tree blob header for k210 bsp v...Alan Cudmore
2023-03-17bsps/riscv: Use per-CPU mtimecmp in clock driverSebastian Huber
2023-03-17bsps/riscv: Fix riscv_get_hart_index_by_phandle()Sebastian Huber
2023-03-17bsps/riscv: Make SMP start more robustSebastian Huber
2023-02-16doxygen: Add Doxygen files to a groupSebastian Huber
2023-01-24clockdrv: Add clock driver implementation groupSebastian Huber
2023-01-24tm27: Avoid function pointer castsSebastian Huber
2023-01-12riscv: Resurrect RISCV_ENABLE_HTIF_SUPPORTSebastian Huber
2022-12-23RISC-V: Always probe for HTIF and remove RISCV_ENABLE_HTIF_SUPPORTHesham Almatary
2022-12-02bsps/irq: Rename handler in dispatch tableSebastian Huber
2022-11-23bsps/riscv: Simplify PLIC supportSebastian Huber
2022-11-23bsps/riscv: Fix PLIC enable register countSebastian Huber
2022-11-23bsps/riscv: Add riscv_plic_cpu_0_init()Sebastian Huber
2022-11-23bsps/riscv: Fix bsp_fdt_map_intr()Sebastian Huber
2022-11-14bsps/riscv: Change license to BSD-2 for files with Gaisler copyrightDaniel Cederman
2022-11-11bsps/riscv: Fix software interrupt dispatchingSebastian Huber
2022-11-11bsps/noel: Fix interrupt supportSebastian Huber
2022-11-10bsps/riscv: Fix PLIC enable register countSebastian Huber
2022-11-10bsps/riscv: Skip init on not configured processorsSebastian Huber
2022-11-10bsps/riscv: Simplify riscv_plic_init()Sebastian Huber
2022-11-10bsps/riscv: Simplify riscv_clint_init()Sebastian Huber
2022-11-10bsps/riscv: Add tm27 supportSebastian Huber
2022-11-10bsps/riscv: Always dispatch software interruptsSebastian Huber
2022-11-10bsps/riscv: bsp_interrupt_get/set_affinity()Sebastian Huber
2022-11-10bsps/riscv: bsp_interrupt_raise_on()Sebastian Huber
2022-11-10bsps/riscv: bsp_interrupt_is_pending()Sebastian Huber
2022-11-10bsps/riscv: bsp_interrupt_get_attributes()Sebastian Huber
2022-11-10bsps/riscv: Improve bsp_interrupt_vector_disable()Sebastian Huber
2022-11-10bsps/riscv: Improve bsp_interrupt_vector_enable()Sebastian Huber
2022-11-10bsps/riscv: bsp_interrupt_vector_is_enabled()Sebastian Huber
2022-11-10bsps/riscv: bsp_interrupt_is_valid_vector()Sebastian Huber
2022-11-04bsps/riscv: Use start data for objectSebastian Huber
2022-10-28bsps/riscv: Workaround for sporadic linker issuesSebastian Huber
2022-10-14bsps: Improve riscv console FDT parsingAlan Cudmore
2022-10-14riscv: Move functions to avoid build issuesSebastian Huber
2022-09-20bsps/riscv: Add Microchip PolarFire SoC BSP variantPadmarao Begari
2022-09-20bsps/riscv: Add device tree blobPadmarao Begari
2022-09-19bsps/riscv/riscv: Fix fe310_uart_readAlan Cudmore
2022-09-06bsp/riscv: Add NOEL-V BSPMartin Aberg
2022-09-06bsp/riscv: Work area size based on /memory node in fdtDaniel Cederman
2022-02-25riscv: Use zicsr architecture extensionSebastian Huber
2022-02-25bsps/riscv: Add missing includeSebastian Huber
2021-11-29bsp_specs: Delete last remnants of these.Joel Sherrill
2021-09-21build: Remove old build systemSebastian Huber
2021-07-28score: Canonicalize _CPU_Fatal_halt()Sebastian Huber
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 22:54:05 +0000